Abstract: This work presents a methodology for mapping of a SystemC specification onto a given Network-on-Chip (NoC) architecture for the purpose of FPGA prototyping. A communication protocol and routing tables are generated automatically using inter-module communication analysis. For each processor in the target architecture, assigned SystemC processes are converted into C++ programs, where all communication method calls are replaced with sending/receiving messages to/from the network interface (NI) process. For each module implemented in hardware a VHDL code of the NI is generated. NIs convert transmitted data into/from network packets. The main advantage of our approach is the possibility to prototype and to evaluate many NoC architectures for a given system, without the necessity of modification of the source system specification. Presented embedded HTTP server example substantiates the benefits of the methodology.
B I B L I O G R A F I A[1] L.Benini, G. De Michelli, "Networks on Chips: A New SOC Paradigm", IEEE Computer, pp.7 0-78, 2002.
[2] D. Kissler, A. Kupriyanov, F. Hannig, D. Koch, J. Teich, "A Generic Framework for Rapid Prototyping of System-on-Chip Designs", Proc. of the CDES, pp. 189-195, 2006.
[3] B. Sethuraman, R. Vemuri, "optiMap: A Tool for Automated Generation of NoC Architectures using Multi-Port Routers for FPGAs", Proc. of the DATE, pp. 947-952, 2006.
[4] IEEE Standard SystemC Language Ref. Manual, IEEE, New York, 2006.
[5] X. Wu, T. Ragheb, A. Aziz, Y. Massoud, "Implementing DSP Algorithms with On-Chip Networks", Proc. of the NOCS, pp. 307-316, 2007.
[6] K. Goossens et al., "A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification", Proc. of the DATE, pp. 1182-1187, 2005.
[7] A. Jalabert, S. Murali, L. Benini, G. de Michelli, "XpipesCompiler: A Tool for Instantiating Application Specific Networks on Chip", Proc. of the DATE, pp. 884-889, 2004.
[8] G. Palermo and C. Silvano, "PIRATE: A Framework for Power/Performance Exploration of Network-On-Chip Architectures", Lecture Notes in Computer Science, vol. 3254, pp. 521-531, 2004.
[9] Z. Lu, I. Sander, A. Jantsch, "Refinement of a Perfectly Synchronous Communication Model onto Nostrum NoC Best-effort Communication", Proc. of the Forum on Design Languages, 2005.
[10] www.altera.com
[11] F. Herrera, H. Posadas, P. Sanches, E. Villar, "Systematic Embedded Software Generation form SystemC", Proc. of the DATE, pp. 142-147, 2003.
[12] B. Sethuraman et al. "LiPaR: A Light-Weight Parallel Router for FPGA-based Networks-on-Chip", 15th Great Lakes Symposium on VLSI (GLSVLSI&apos
05), pp. 452-457, 2005.
[13] T. H. Cormen, C. E. Leiserson, R. L. Rivest, C. Stein, "Introduction to algorithms", The MIT Press, 2001. 
Pełny tekst 
YADDA/CEON