Abstract: This article is a presentation of the analysis of logarithmic analog-to-digital converters (LADC) with charge accumulation with pulse feedback. In this article LADC construction, principle of operation, dynamic properties.
B I B L I O G R A F I A[1] Sandhya Purighalla, Brent Maundy, 84-dB Range Logarithmic Digital-to-Analog Converter in CMOS 0.18-μm Technology, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: EXPRESS BRIEFS, 58 (2011), nr 5, 279-283
[2] Jongwoo Lee, Joshua Kang, Sunghyun Park, Jae-sun Seo, Jens Anders, Jorge Guilherme, Michael P. Flynn, A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC, IEEE JOURNAL OF SOLID-STATE CIRCUITS, 44 (2009), nr 10, 2755-2765
[3] B. Maundy, D. Westwick, and S. Gift, On a class of pseudologarithmic amplifiers suitable for use with digitally switched resistors: Research articles, Int. J. Circuit Theory Appl., vol. 36 (2008), nr 1, pp. 81-108
[4] B. Maundy, D. Westwick, S. Gift, A useful pseudo-logarithmic circuit, Microelectron. Int., 24 (2007), nr 2, 35-45
[5] Jorge Guilherme, J. Vital, José Franca, Performance Testing of logarithmic Analog-to-Digital Converters, Proc. 6 Euro Workshop on ADC Modelling and Testing, Lisbon, Portugal 2001, pp. 71-74
[6] Jorge Guilherme, Joao Vital and Jose Franca, A True Logarithmic Analog-to-Digital Pipeline Converter with 1.5 bitistage and Digital Correction, Proc. IEEE International Conference on Electronics Circuits and Systems, Malta 2001, pp. 393-396
[7] Giovanni Bucci, Marco Faccio and Carmine Landi, The performance test of a piece-linear A/D converter, IEEE Instrumentation and Measurement Technology Conference, St. Paul USA May 1998, pp.1223.1228
[8] Jorge Guilherme, J. Vital, Jose Franca, A CMOS Logarithmic Pipeline A/D Converter with a Dynamic Range of 80 dB, IEEE, (2002), nr 3/02, 193-196
[9] J. Sit and R. Sarpeshkar, "A Micropower Logarithmic A/D With Offset and Temperature Compensation," IEEE J. Solid-State Circuits, 39 (2004), nr 2, 308-319
[10] J. Mahattanakul, Logarithmic data converter suitable for hearing aid applications, Electronic Letters, 41 (2005), nr 7, 31-32
[11] S. Sirimasakul, A. Thanachayanont, W. Jeamsaksiri, Low-Power Current-Mode Logarithmic Pipeline Analog-to-Digital Converter for ISFET based pH Sensor, IEEE ISCIT, 2009, nr 6, 1340-1343
[12] Jorge Guilherme and Jose E. Franca, New CMOS Logarithmic A/D Converters Employing Pipeline and Algorithmic Architectures, Proc. IEEE International Symposium on Circuits and Systems, Seattle, 1 (1995), 529-532 
YADDA/CEON